Image from Google Jackets

Chip design for submicron VLSI:CMOS layout & simulation John PUyemura

By: Material type: TextTextPublication details: New Delhi Cengage Learning 2006Description: 411DDC classification:
  • 621.38 UY-C
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Home library Call number Materials specified Status Date due Barcode
Books and Monographs Central Library, NIT Jalandhar General Stacks Central Library, NIT Jalandhar Available 82098
Books and Monographs Central Library, NIT Jalandhar General Stacks Central Library, NIT Jalandhar Available 82099
Books and Monographs Central Library, NIT Jalandhar General Stacks Central Library, NIT Jalandhar Available 82100
Books and Monographs Central Library, NIT Jalandhar General Stacks Central Library, NIT Jalandhar Available 82101
Books and Monographs Central Library, NIT Jalandhar General Stacks Central Library, NIT Jalandhar Available 82102
Managed by: Dr. D. P. Tripathi, Deputy Librarian, Central Library
For any query / question, please mail at circulation.liby@nitj.ac.in 

Powered by Koha