Normal view MARC view ISBD view

Chip design for submicron VLSI:CMOS layout & simulation

Uyemura,John P

Chip design for submicron VLSI:CMOS layout & simulation John PUyemura - New Delhi Cengage Learning 2006 - 411

Dewey Class. No.: 621.38 / UY-C

Print
Send to device
Save record
BIBTEX ISBD RIS MARC (Unicode/UTF-8)
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)