Normal view MARC view ISBD view

FPGA Implementation of Reed Solomon Decoder

GUPTA, SURAJ

FPGA Implementation of Reed Solomon Decoder - Department of Electronics and Communication Engineering Dr. B. R. Ambedkar National Institute of Technology TECHANo OF 144008, Punjab (India) 2023 - 71p

THIS THESIS BELONGS TO DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Dewey Class. No.: 621

Print
Send to device
Save record
BIBTEX ISBD RIS MARC (Unicode/UTF-8)
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)