Uyemura,John P <br/><br/>
Chip design for submicron VLSI:CMOS layout & simulation 
John PUyemura 
 - New Delhi  Cengage Learning  2006 
 - 411 
<br/><br/><label>Dewey Class. No.: </label>621.38  / UY-C