GUPTA, SURAJ <br/><br/>
FPGA Implementation of Reed Solomon  Decoder 

 -  Department of Electronics and Communication Engineering Dr. B. R. Ambedkar National Institute of Technology  TECHANo OF  144008, Punjab (India)  2023 
 - 71p 
<br/><br/>THIS THESIS BELONGS TO DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING 
<br/><br/>
<br/><br/><label>Dewey Class. No.: </label>621