Normal view MARC view
  • Modeling synthesis

Modeling synthesis Rapid prototyping with the verilog HDL (Topical Term)

Number of records used in: 1
Preferred form: Modeling synthesis Rapid prototyping with the verilog HDL

Machine generated authority record

Work cat.: (OSt)55123: Ciletti, michael D. 16542, Modeling synthesis and rapid prototyping with the verilog HDL, 1999

Managed by: Dr. D. P. Tripathi, Deputy Librarian, Central Library
For any query / question, please mail at circulation.liby@nitj.ac.in 

Powered by Koha